Published On: Wed, May 24th, 2017

Intel Cascade Lake “Next-Generation Xeon Scalable Platform” Family Demoed – 59% Faster, Utilizes Up To 6 TB of Optane DIMMs, Launching in 2018

Intel has usually suggested sum of their arriving Xeon Scalable Platform family, famous as Cascade Lake. The new height was demoed currently during a SAP Sapphire discussion where a chip hulk denounced their new height that is scheduled for launch in 2018.

Intel Cascade Lake Xeon Scalable Platform Launches in 2018 With Optane DIMM Support

Intel has nonetheless to launch their Skylake-SP Xeon family though they are already articulate about a a subsequent refresh, roughly a year earlier. It sounds standard of Intel articulate about destiny products so early though it can also be due to AMD’s EPYC platform. Based on a Zeppelin core architecture, EPYC datacenter processors are directed to give Intel a tough time in a server marketplace after years of dominance. Not usually does EPYC looks to be disruptive in terms of tender estimate energy though it would also underline a really rival selling strategy.

While Intel hasn’t expelled any open benchmarks of Skylake-SP Xeons, AMD showcased new information on EPYC’s opening opposite Broadwell-EP (Not Skylake-SP) parts. It will be engaging to see a competing platforms array adult opposite any other in vital workloads. But AMD also suggested a long-term vital roadmap for servers during their Financial Analyst Day. So after EPYC (Previously famous as Naples), AMD skeleton on releasing Rome with 7nm Zen 2 cores in 2018 and Milan with 7nm+ Zen 3.0 cores in 2019. This serve puts Intel in a tough position and here they are, articulate about their latest and biggest destiny tech that will contest opposite AMD Rome server chips in 2018. These are codenamed Intel Cascade Lake and will be replacing a stream Xeon Scalable Platform family.

Upcoming Intel and AMD Server Platform Comparison:


Intel Cascade Lake-SP is Skylake-SP Refresh Based on 14nm+ Node – Up To 6 TB Optane DIMM Support

The Intel Cascade Lake family of processors, also to be famous as Cascade Lake-SP will be a modernise formed on Skylake-SP. The new chips will keep total a same design though formed on a somewhat new 14nm+ node that will boost energy efficiency, time speeds and we can also see a core count bump.

“Intel determined memory will concede users to urge complement opening dramatically by putting some-more information closer to a processor on nonvolatile media, and do it in an affordable manner,”

“This will truly be a game-changer when it comes to a approach applications and systems are designed.” around Intel

But a pivotal ascent to Cascade Lake would be a disruptive memory support. Intel is going to supplement support for their next-gen 3D XPoint formed Optane DIMMs, permitting for a height to support adult to 6x memory capacity. So we are looking during adult to 3 TB of memory for 4-socket and 6 TB of ability for 8-socket platforms.

SAP certifies SAP HANA 2 height for OLAP (Online Analytical Processing) workloads to support adult to 3TB of memory per complement for a arriving Intel® Xeon® processor Scalable family for a 4 hollow pattern (or 6 TB for an 8 hollow configuration). Representative systems accessible 4 years ago (Intel® Xeon E7 Processor) were approved to support adult to .5 TB (or adult to 1 TB in 8 Socket configuration), respectively. Up to 6x larger complement memory upheld on SAP HANA program vs. accessible solutions from 4 years ago (representing Data Center commissioned based). around Intel

In a opening proof with SAP Hana, Intel used a Xeon E7-8890 v4 (Broadwell-EN) processor in quad pattern opposite a Cascade Lake-SP processor in a Quad config. The Cascade Lake-SP height featured a opening boost of 1.59x over a Broadwell E formed complement that is a outrageous improvement. Intel expects to launch Cascade Lake with Optane DIMMs after in 2018 so we will have to wait a bit some-more for minute information on a platform.

About the Author

Leave a comment

XHTML: You can use these html tags: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <s> <strike> <strong>